# Processes for Micromachining

The methods used in the fabrication of MEMS.

- Micromachining is a parallel (batch) process in which dozens to tens of thousands of identical elements are fabricated simultaneously on the same wafer.

- Another key difference is the minimum feature dimension—on the order of one micrometer—which is an order of magnitude smaller than what can be achieved using conventional machining.

The technological toolbox consists of three major categories: **basic**, **advanced**, **and non-lithographic processes**.

#### Lecture 1

The basic process tools are well-established methods and are usually available at major foundry facilities.

The advanced process tools are unique in their nature and are normally limited to a few specialized facilities. For example: LIGA, a micromachining process using electroplating and molding.

LIGA is a German acronym for lithographie, galvanoformung, und abformung, meaning lithography, electroplating, and molding.

The nonlithographic processes are more conventional means of producing microstructures, which may be combined with other processes to produce a final MEMS product.

 Silicon micromachining combines adding layers of material over a silicon wafer with etching (selectively removing material) precise patterns in these layers or in the underlying substrate.

 The implementation (реализация) is based on a broad portfolio of fabrication processes, including material deposition, patterning, and etching techniques. Lithography plays a significant role in the delineation (формирование рисунка) of accurate and precise patterns.

Illustration of the basic process flow in micromachining: Layers are deposited; photo-resist is lithographically patterned and then used as a mask to etch the underlying materials. The process is repeated until completion of the microstructure



### **Basic Process Tools**

Epitaxy, sputtering, evaporation, chemical-vapor deposition, and spin-on methods are common techniques used to deposit uniform layers of semiconductors, metals, insulators, and polymers.

 Lithography is a photographic process for printing images onto a layer of photosensitive polymer (photoresist) that is subsequently used as a protective mask against etching.

 Wet and dry etching, including deep reactive ion etching, form the essential process base to selectively remove material.

Epitaxy

 Epitaxy is a deposition method to grow a crystalline silicon layer over a silicon wafer, but with a differing dopant type and concentration.

The epitaxial layer is typically 1 to 20 µm thick.

 It exhibits the same crystal orientation as the underlying crystalline substrate, except when grown over an amorphous material (e.g., a layer of silicon dioxide), it is polycrystalline.



 The growth occurs in a vapor-phase chemical-deposition reactor from the dissociation or hydrogen reduction at high temperature (>800°C) of a silicon-containing source gas.

Common source gases are silane (SiH<sub>4</sub>), dichlorosilane (SiH<sub>2</sub>Cl<sub>2</sub>), or silicon tetrachloride (SiCl<sub>4</sub>).

Nominal growth rates are between 0.2 and 4 µm/min, depending on the source gas and the growth temperature.

# Epitaxy

 Impurity dopants are simultaneously incorporated during growth by the dissociation of a dopant source gas in the same reactor.

 Arsine (AsH<sub>3</sub>) and phosphine (PH<sub>3</sub>), two extremely toxic gases, are used for arsenic and phosphorous (n-type) doping.

Diborane (B<sub>2</sub>H<sub>6</sub>) is used for boron (p-type) doping.

Epitaxy can be used to grow crystalline silicon on other types of crystalline substrates such as sapphire (Al<sub>2</sub>O<sub>3</sub>). The process is called to indicate the difference in materials.

 Silicon-on-sapphire (SOS) wafers are available from a number of vendors and are effective in applications where an insulating or a transparent substrate is required. The lattice mismatch between the sapphire and silicon crystals limits the thickness of the silicon to about one micrometer. Thicker silicon films suffer from (страдают от) high defect densities and degraded electronic performance

### Oxidation

 High-quality amorphous silicon dioxide is obtained by oxidizing silicon in either dry oxygen or in steam at elevated temperatures (850°-1,150°C).

 Oxidation mechanisms have been extensively studied and are well understood.

 Charts showing final oxide thickness as function of temperature, oxidizing environment, and time are widely available.

### Oxidation

Thermal oxidation of silicon generates compressive stress in the silicon dioxide film.

There are two reasons for the stress:

\*

 1. Silicon dioxide molecules take more volume than silicon atoms.

2. There is a mismatch between the coefficients of thermal expansion of silicon and silicon dioxide. Te(Si) = 2.6 µm/(m·K) (at 25 °C); Te(SiO2) = 5.6 10E-7 1/K The compressive stress depends on the total thickness of the silicon dioxide layer and can reach hundreds of MPa. As a result, thermally grown oxide films cause bowing (nporv6) of the underlying substrate.

 Moreover, freestanding membranes and suspended cantilevers made of thermally grown silicon oxide tend to warp (коробиться) Or Curl (скручиваться) due to stress variation through the thickness of the film.

In sputter deposition, a target made of a material to be deposited is physically bombarded by a flux of inert-gas ions (usually argon) in a vacuum chamber at a pressure of 0.1–10 Pa. Atoms or molecules from the target are ejected and deposited onto the wafer.

There are several general classes of sputter tools differing by the ion excitation mechanism.

In direct-current (DC) glow discharge, suitable only for electrically conducting materials, the inert-gas ions are accelerated in a DC electric field between the target and the wafer.

In planar RF, the target and the wafer form two parallel plates with RF excitation applied to the target, suitable for dielectric materials.

In ion-beam deposition (also known as ion milling), ions are generated in a remote plasma, then accelerated at the target.

\*

Basic Process Tools 35RF planar sputtering and ion-beam methods work for the deposition of both conducting and insulating materials, such as silicon dioxide.

In planar and cylindrical magnetron sputtering, an externally applied magnetic field increases the ion density near the target, thus raising the deposition rates.

Typical deposition rates are 0.1–0.3 μm/min, and can be as high as 1 μm/min for aluminum in certain sputtering tools.

Nearly any inorganic material can be sputtered. Sputtering is a favored method in the MEMS community for the deposition at low temperatures (<150°C) of thin metal films such as aluminum, titanium, chromium, platinum, palladium, tungsten, Al/Si and Ti/W alloys, amorphous silicon, insulators including glass, and piezoelectric ceramics (e.g., PZT [Leed Zhomate)

and ZnO).

In a variation known as reactive sputtering, a reactive gas such as nitrogen or oxygen is added during the sputtering of a metal to form compounds such as titanium nitride or titanium dioxide.

- The directional randomness of the sputtering process, provided that the target size is larger than the wafer, results in good step coverage—the uniformity of the thin film over a geometrical step—though some thinning occurs near corners.
- The deposited film has a very fine granular structure and is usually under stress.

The stress levels vary with the sputter power and chamber pressure during deposition, with occurring at and higher pressure, and compressive stress occurring at higher power and occurring at higher power and occurring at higher power and tensile regimes is often sharp (over a few tenths of a Pa), making the crossover—an ideal point for zero-stress deposition—difficult to control. Heating the substrate during deposition is sometimes used to reduce film stress.

 Many metals, particularly inert ones such as gold, silver, and platinum, do not adhere well to silicon, silicon dioxide, or silicon nitride, peeling off (снимаются) immediately after deposition or during later handling.

 A thin (5- to 20-nm) adhesion layer, which bonds to both the underlying material and the metal over it, enables the inert metal to stick. The most common adhesion layers are Cr, Ti, and Ti/W alloy.

 The inert metal must be deposited on the adhesion layer without breaking the vacuum, as oxygen in the air would immediately oxidize the adhesion layer, rendering it useless.

Evaporation involves the heating of a source material to a high temperature, generating a vapor that condenses on a substrate to form a film.

Nearly any element (e.g., Al, Si, Ti, Au), including many high-melting-point refractory (тугоплавкий) metals and compounds (e.g., Cr, Mo, Ta, Pd, Pt, Ni/Cr, Al<sub>2</sub>O<sub>3</sub>), can be evaporated.

 Deposited films comprised of more than one element may not have the same composition as the source material because the evaporation rates may not correspond to the stoichiometry of the source.

- Evaporation is performed in a vacuum chamber with the background pressure typically below 10–4 Pa to avoid contaminating the film.
- Target heating can be done resistively by passing an electrical current through a tungsten filament, strip, or boat holding the desired material.
- Heating can alternatively be done by scanning a high-voltage (e.g., 10-kV) electron beam (e-beam) over the source material. In this case, the carrier is usually made of tungsten, graphite, alumina, or copper (copper is an excellent thermal conductor, but it can only be used if it is not wetted by the molten source).

- Resistive evaporation is simple but can result in spreading impurities or other contaminants present in the filament.
- E-beam evaporation, by contrast, can provide better-quality films and slightly higher deposition rates (5–100 nm/min), but the deposition system is more complex, requiring water cooling of the target and shielding from x-rays generated when the energetic electrons strike the target.
- Furthermore, radiation that penetrates the surface of the silicon substrate during the deposition process can damage the crystal and degrade the characteristics of electronic circuits.

 Evaporation is a directional deposition process from a relatively small source.

 This results in the majority of material particles being deposited at a specific angle to the substrate, causing poor step coverage and leaving corners and sidewalls exposed.

 This is generally an undesirable effect if thin film continuity is desired (e.g., when the metal is an electrical interconnect).

Rotating the substrate to face the source at different angles during deposition reduces the effect.

In some cases, however, shadowing can be used deliberately to selectively deposit material on one side of a step or a trench but not the other.

Thin films deposited by evaporation tend to exhibit tensile stress, increasing with higher material melting point. Evaporated niobium and platinum films, for example, can have tensile stress in excess of 1 GPa, sufficient to cause curling of the wafer or even peeling. As with sputtering, an adhesion layer must be used with many metals.

# **Chemical-Vapor Deposition**

- In contrast to sputtering, CVD is a high-temperature process, usually performed above 300°C.
- The field of CVD has grown substantially, driven by the demand within the semiconductor industry for high-quality, thin dielectric and metal films for multilayer electrical interconnects.
- Common thin films deposited by CVD include polysilicon, silicon oxides and nitrides, tungsten, titanium and tantalum as well as their nitrides, and, most recently, copper and low-permittivity dielectric insulators (ε, < 3).</li>
- The latter two are becoming workhorse materials for very-high-speed electrical interconnects in integrated circuits. The deposition of polysilicon, silicon oxides, and nitrides is routine within the MEMS industry.

#### Chemical-Vapor Deposition

 Chemical vapor deposition processes are categorized as atmospheric-pressure (referred to as APCVD), or low-pressure (LPCVD), or plasma-enhanced (PECVD)<sup>\*\*,</sup> which also encompasses high-density plasma (HDP-CVD).

APCVD and LPCVD methods operate at rather elevated temperatures (400°-800°C). In PECVD and HDP-CVD, the substrate temperature is typically near 300°C, though the plasma deposition of silicon nitrides at room temperature is feasible. The effect of deposition parameters on the characteristics of the thin film is significant, especially for silicon oxides and nitrides.

### **Chemical-Vapor Deposition**

 Substrate temperature, gas flows, presence of dopants, and pressure are important process variables for all types of CVD. Power and plasma excitation RF frequency are also important for PECVD.

\*\*Energetic electrons excited in a high-frequency electromagnetic field collide with gas molecules to form ions and reactive neutral species. The mixture of electrons, ions, and neutrals is called plasma and constitutes a phase of matter distinct from solids, liquids, or gases. Plasma-phase operation increases the density of ions and neutral species that can participate in a chemical reaction, be it deposition or etching, and thus can accelerate the reaction rate.

 Chemical-vapor deposition processes allow the deposition of polysilicon as a thin film on a silicon substrate.

 The film thickness can range between a few tens of nanometers to several micrometers.

Structures with several layers of polysilicon are feasible.

The ease of depositing polysilicon, a material sharing many of the properties of bulk silicon, makes it an extremely attractive material in surface micromachining.

- Polysilicon is deposited by the pyrolysis of silane (SiH<sub>4</sub>) to silicon and hydrogen in a LPCVD reactor.
- Deposition from silane in a low-temperature PECVD reactor is also possible but results in amorphous silicon.
- The deposition temperature in LPCVD, typically between 550° and 700°C, affects the granular structure of the film.
- Below about 600°C, the thin film is completely amorphous; above about 630°C, it exhibits a crystalline grain structure.
- The deposition rate varies from approximately 6 nm/min at 620°C up to 70 nm/min at 700°C.
- Partial pressure and flow rate of the silane gas also affect the deposition rate.

 LPCVD polysilicon films conform well to the underlying topography on the wafer, showing good step coverage.

 In deep trenches with aspect ratios (ratio of depth to width) in excess of 10, some thinning of the film occurs on the sidewalls, but that has not limited using polysilicon to fill trenches as deep as 500 µm.

 Polysilicon can be doped during deposition—known as in situ doping—by introducing dopant source gases, in particular arsine or phosphine for n-type doping and diborane for p-type doping.

 Arsine and phosphine greatly decrease the deposition rate (to about one third that of undoped polysilicon), whereas diborane increases it.

The dopant concentration in in-situ doped films is normally very high (~10<sup>20</sup> cm<sup>-3</sup>), but the film resistivity remains in the range of 1 to 10 mΩ•cm because of the low mobility of electrons or holes.

 Intrinsic stresses in as-deposited doped polysilicon films can be large (>500 MPa) and either tensile or compressive, depending on the deposition temperature.

 Furthermore, there is normally a stress gradient through the thickness of the film, which results in curling of released micromechanical structures.

Annealing at 900°C or above causes stress relaxation through structural changes in grain boundaries and a reduction in stress to levels (<50 MPa) and stress gradient generally deemed (считается) acceptable for micromachined structures.

 Silicon dioxide is deposited below 500°C by reacting silane and oxygen in an APCVD, LPCVD, or PECVD reactor.

 Due to the low temperature compared to thermally grown oxide, this is known as low-temperature oxide (LTO).

The optional addition of phosphine or diborane dopes the silicon oxide with phosphorus or boron, respectively.

 Films doped with phosphorus are often referred to as phos-phosilicate glass (PSG); those doped with phosphorus and boron are known as borophosphosilicate glass (BPSG).

 When annealed at temperatures near 1000°C, both PSG and BPSG soften and flow to conform with the underlying surface topography and to improve step coverage.

 LTO films are used for passivation coatings over aluminum, but the deposition temperature must remain below about 400°C to prevent degradation of the metal.

Silicon dioxide can also be deposited at temperatures between 650° and 750°C in a LPCVD reactor by the pyrolysis of tetraethoxysilane [Si(OC<sub>2</sub>H<sub>4</sub>)<sub>4</sub>], also known as TEOS.

 Silicon dioxide layers deposited from a TEOS source exhibit excellent uniformity and step coverage, but the high temperature process precludes their use over aluminum.
высокотемпературный способ препятствует их использованию по алюминию.

 A third, but less common, method to deposit silicon dioxide involves reacting dichlorosilane (SiCl, H,) with nitrous oxide (N,O) in a LPCVD reactor at temperatures near 900°C.

Film properties and uniformity are excellent, but its use is limited to depositing insulating layers over polysilicon

As is the case for the LPCVD of polysilicon, deposition rates for silicon dioxide increase with temperature. A typical LTO deposition rate at low pressure is 25 nm/min at 400°C, rising to 150 nm/min at atmospheric pressure and 450°C.

The deposition rate using TEOS varies from 5 nm/min at 650°C up to 50 nm/min at 750°C.

 Deposited silicon dioxide films are amorphous with a structure similar to fused silica.

 Heat treatment (annealing) at elevated temperatures (600°–1,000°C) results in the outgassing of hydrogen incorporated in the film and a slight increase in density, but no change in the amorphous structure. This process is called densification.

Silicon dioxide deposited using CVD methods is very useful as a dielectric insulator between layers of metal or as a sacrificial layer (etched using hydrofluoric acid) in surface micromachining.

- However, its electric properties are inferior to those of thermally grown silicon dioxide. For example, dielectric strength of CVD silicon oxides can be half that of thermally grown silicon dioxide. It is no coincidence that gate insulators for CMOS transistors are made of the latter type.
- In general, CVD silicon oxides are under compressive stress (100–300 MPa).
- The stress cannot be controlled except when PECVD is used.